

reads executed, as reasonable exhaustion of all opportunity for a successful read is better than a fatal error.

There have been disclosed and described herein preferred and alternate embodiments of a new and unique synchronous read channel which include a sequence detector with a flexible architecture capable of implementing a broad range of partial response polynomials. While an embodiment of the present invention which supports only one or two partial response channels would be highly useful, the detector used in the preferred embodiment of the present invention supports a broad class of partial response channels, including but not limited to PR4 (1,7), EPR4 (1,7) and EEPR (1,7). While the sequence detector is normally operative upon a read, the output of a digital peak detector may be enabled as the output of the read channel if desired. These and other inventive features of the invention will be apparent from the preceding description.

Thus while a preferred and alternate embodiments of the present invention has been disclosed and described in detail herein, it will be obvious to those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope thereof.

What is claimed is:

1. An integrated circuit synchronous read channel for receiving digitized read signals representing digitized

3 samples of a read signal of a magnetic storage device and
4 recovering digital data represented thereby comprising:
5 a digital peak detector for detecting characteristics of
6 the digitized read signals indicative of storage media
7 transitions;
8 timing recovery circuitry responsive to the digitized
9 read signals and the output of the digital peak detector to
10 provide a timing control signal for controlling the timing of
11 digitized samples of the read signal;
12 a sequence detector responsive to the digitized read
13 signals for receiving a stream of the digitized read signals
14 and determining a corresponding sequence of binary digital
15 signals likely to be represented thereby;
16 an RLL(d,k) decoder for providing a run length limited
17 decoded output by decoding the sequence of binary digital
18 signals from the sequence detector, or to provide a run
19 length limited decoded output by decoding a sequence of
20 binary digital signals from the digital peak detector;
21 controllable means for directing either the sequence of
22 binary digital signals from the sequence detector or an
23 output from the digital peak detector to the RLL(d,k)
24 decoder.

1 2. The integrated circuit synchronous read channel of
2 claim 1 further comprised of digital pulse shaping filter
3 circuitry for modification of the digitized read signals
4 prior to receipt thereof by at least one of (i) the sequence

5 detector, (ii) digital peak detector and (iii) the timing
6 recovery circuitry.

1 3. The integrated circuit synchronous read channel of
2 claim 2 further comprised of delay means for delaying the
3 coupling of the digitized read signals to the digital peak
4 detector or the timing recovery circuitry to match the delay
5 of the coupling of the digitized read signals to the timing
6 recovery circuitry or the digital peak detector,
7 respectively, imposed by the digital pulse shaping filter.

1 4. The integrated circuit synchronous read channel of
2 claim 2 wherein the digital pulse shaping filter circuitry
3 includes variable filter parameters.

1 5. The integrated circuit synchronous read channel of
2 claim 2 wherein the digital pulse shaping filter circuitry
3 includes programmable filter parameters.

1 6. The integrated circuit synchronous read channel of
2 claim 1 further comprising spectrum smoothing filter
3 circuitry for filtering the digitized read signals prior to
4 processing by the sequence detector.

1 7. The integrated circuit synchronous read channel of
2 claim 1 wherein the sequence detector processes two digitized
3 read signals at a time, the two digitized read signals

- 4 representing digitized samples of a read signal of a magnetic
- 5 storage device during two successive channel bit times.

10038874 100404